# On Borrowed Time – Preventing Static Side-Channel Analysis

Robert Dumitru\*<sup>†</sup>, Thorben Moos<sup>‡</sup>, Andrew Wabnitz<sup>§</sup>, and Yuval Yarom<sup>†</sup>

























- Dynamic leakage comes from switching at clock transitions
- Static 'steady-state' leakage comes from values held in stateful elements

# Determining the attack parameters

- We perform Correlation Power Analysis (CPA) on an AES FPGA implementation
- With a 20ms wait time (offset) and window length, we can recover the full key with 1,500 MTD





# Determining the attack parameters

- We perform Correlation Power Analysis (CPA) on an AES FPGA implementation
- With a 20ms wait time (offset) and window length, we can recover the full key with 1,500 MTD
- · We reduce the offset and window length





# Determining the attack parameters

- We perform Correlation Power Analysis (CPA) on an AES FPGA implementation
- With a 20ms wait time (offset) and window length, we can recover the full key with 1,500 MTD
- · We reduce the offset and window length
- No leakage for over 1 million traces at 200µs offset





Two conditions must hold within a target for static attack:

- The clock must be stopped
- Sensitive content must be retained in registers



Two conditions must hold within a target for static attack:

- The clock must be stopped
- Sensitive content must be retained in registers

Protection: prevent these simultaneous conditions





Two conditions must hold within a target for static attack:

- The clock must be stopped
- Sensitive content must be retained in registers



Protection: prevent these simultaneous conditions

Two conditions must hold within a target for static attack:

- The clock must be stopped
- Sensitive content must be retained in registers

Protection: prevent these simultaneous conditions



# **Borrowed Time variants**

Two clock sensor primitives:

PLL-based

 Maintain internal oscillator and use this to check external clock source Delay-chain-based

 Use asynchronous circuitry to check external clock source

# **Borrowed Time variants**

Two clock sensor primitives:

PLL-based

 Maintain internal oscillator and use this to check external clock source Delay-chain-based

 Use asynchronous circuitry to check external clock source

















Assuming target operates in MHz range, BT can clear registers within 1µs ( << 200µs)

### **Borrowed Time evaluation**



With Borrowed Time



# **Borrowed Time**

- Flexible in-chip design to protect against static SCA
- Can allow for operation over a given frequency range
- Clock glitching resilient
- Enables safe operation inside clock-gated system
- Modest relative overhead

Paper



