

Network and Security Research Center Department of Computer Science and Engineering Pennsylvania State University, University Park PA

A Trusted Safety Verifier for Process Controller Code

Stephen McLaughlin, Devin Pohly, Patrick McDaniel and Saman Zonouz February 24, 2014

Control Systems Under Threat

Programmable Controllers are Insecure By Design



Control Systems Under Threat

Programmable Controllers are Insecure By Design



Control systems not robust enough for security patches

Control Systems Under Threat

Programmable Controllers are Insecure By Design



Control systems not robust enough for security patches



A new perspective on SCADA

PENNSTATE

Supervisory Control and Data Acquisition



A new perspective on SCADA



A new perspective on SCADA





We would like to directly protect the physical process, regardless of the integrity of the IT perimeter.

































































Applications

- Chemical processing
- Railroad safety
- Manufacturing
- Traffic Control
- PID Control

















Trusted Safety Verifier



- Goal: Only allow code to be run on a PLC if it satisfies a set of engineer-supplied safety properties.
- Challenges:
 - Existing tools not up to the task.
 - Control systems are *stateful*, requiring temporal properties.
 - State space explosion with existing analysis techniques.



A I 0.5 ;; And input bit 5

= Q 0.1 ;; Store at output bit 1

- A I 0.5 ;; And input bit 5
- = Q 0.1 ;; Store at output bit 1
- Side effects



A I 0.5 ;; And input bit 5 = Q 0.1 ;; Store at output bit 1

- Side effects
- PLC special features

- A I 0.5 ;; And input bit 5
- = Q 0.1 ;; Store at output bit 1
- Side effects
- PLC special features
- Architecture dependent





- A I 0.5 ;; And input bit 5
- = Q 0.1 ;; Store at output bit 1
- Side effects
- PLC special features
- Architecture dependent

Instruction List Intermediate Language

```
// A I 0.5
STA := load(mem, [I::0::0::0::5]);
cjmp FC == 0 : reg1_t,L1,L2;
label L1;
RLO := STA;
label L2;
RLO := RLO && STA;
FC :=1 : reg1_t;
// = Q 0.1
STA := RLO;
mem := store(mem, [Q::0::0::0::1], RLO);
FC := 0 : reg1_t;
```

ILIL



Based on the Vine IL prog ::= inst^{*}fun^{*} $fun ::= ident(var) \{inst^*\}$ *inst* ::= cjmp $e, e, e \mid jmp \ e \mid label ident \mid ident := e$ call ident(var=e) | ret | assert ee ::= load(ident, addr) | store(ident, addr, int) | e binop e | unop e | var | val | (e)binop ::= +, -, *, /, mod, &, &&, <<, ... (And signed versions.) unop ::= - (Negate), \sim (Bitwise), ! (Boolean) $var ::= ident (: \tau)$ $val ::= mem | addr | int (: \tau)$ $mem ::= \{addr \mapsto \texttt{int}, addr \mapsto \texttt{int}, \dots\}$ addr ::= [int :: int :: ...] $\tau ::= reg1_t...reg64_t | mem_t(int) | addr_t$

ILIL Analysis



```
// A I 0.5
STA := load(mem, [I::0::0::0::5]);
cjmp FC == 0 : reg1_t,L1,L2;
label L1;
RLO := STA;
label L2;
RLO := RLO && STA;
FC :=1 : reg1_t;
// = Q 0.1
STA := RLO;
mem := store(mem, [Q::0::0::1], RLO);
FC := 0 : reg1_t;
```

ILIL Analysis



```
// A I 0.5
STA := load(mem, [I::0::0::0::5]);
cjmp FC == 0 : reg1_t,L1,L2;
label L1;
RLO := STA;
label L2;
RLO := RLO && STA;
FC :=1 : reg1_t;
// = Q 0.1
STA := RLO;
mem := store(mem, [Q::0::0::0::1], RLO);
FC := 0 : reg1_t;
```



ILIL Analysis



```
// A I 0.5
STA := load(mem, [I::0::0::0::5]);
cjmp FC == 0 : reg1_t,L1,L2;
label L1;
RLO := STA;
label L2;
RLO := RLO && STA;
FC :=1 : reg1_t;
// = Q 0.1
STA := RLO;
mem := store(mem, [Q::0::0::0::1], RLO);
FC := 0 : reg1_t;
```









Temporal Execution Graph (TEG)









TEG Depth bounded at 14















PENNSTATE







Performance













Performance





PENNSTATE

81.0

Related Work

PENN	STATE
	1 8 5 5

	4 ben all and all all all all all all all all all al	de looles	Joo Think Cool	Autor Contraction of the second		A CONTRACTOR	ACA Sologia	Acred ,	Lines Sol	Contraction of the second	to: to: to: to: to: to: to: to:	D Contraction of the second	And a state of the
Park et al. [22]	SAT	\checkmark											
Groote et al. [14]	SAT	\checkmark							\checkmark				
Homer [15]	Thm	\checkmark	\checkmark	\checkmark	\checkmark								
Biha [21]	Thm	\checkmark	\checkmark	\checkmark	\checkmark				\checkmark				
SABOT [18]	Mod	\checkmark							\checkmark				
Canet et al. [6]	Mod	\checkmark	\checkmark		\checkmark								
TSV	-	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark

Related Work



No efficient reduction





Hard to formalize IL instructions with side-effects

	1000 and 1000	8001 6001 6411 -		Andrew		Store in the second	T AP	Vested ,	in solution	Contraction of the second	s contraction of the second	Oats Bla	Des Construction			
Park et al. [22]	SAT	$\overline{\checkmark}$	4	¥	•	•	¥	¥		-	•	•				
Groote et al. [14]	SAT	\checkmark							\checkmark							
Homer [15]	Thm	\checkmark	\checkmark	\checkmark	\checkmark											
Biha [21]	Thm	\checkmark	\checkmark	\checkmark	\checkmark				\checkmark							
SABOT [18]	Mod	\checkmark							\checkmark							
Canet et al. [6]	Mod	\checkmark	\checkmark		\checkmark											
TSV	-	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark			

Related Work



No symbolic state lumping

			80.C			Section 200	10th		,e Xr				S. Hon
	Pros.	olegy ,		in the second			S. S.	Sted 1	Sol Sol	and a second	iners,	to Block	
		A0-	A.	Ý.	Cor	40	Ź,	Ś	Ľ,	Co	2 ⁰¹	S.	40
Park et al. [22]	SAT	\checkmark											
Groote et al. [14]	SAT	\checkmark							\checkmark				
Homer [15]	Thm	\checkmark	\checkmark	\checkmark	\checkmark								
Biha [21]	Thm	\checkmark	\checkmark	\checkmark	\checkmark				\checkmark				
SABOT [18]	Mod	\checkmark							\checkmark				
Canet et al. [6]	Mod	\checkmark	\checkmark		\checkmark								
TSV	-	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark

Thanks!



