



# Systems and Internet Infrastructure Security

Network and Security Research Center  
Department of Computer Science and Engineering  
Pennsylvania State University, University Park PA

## A Trusted Safety Verifier for Process Controller Code

*Stephen McLaughlin*, Devin Pohly, Patrick McDaniel and  
Saman Zonouz  
February 24, 2014

**Programmable Controllers are  
Insecure By Design**



**Programmable Controllers are  
Insecure By Design**



**Control systems not robust enough for security patches**

## Programmable Controllers are Insecure By Design



Control systems not robust enough for security patches

A screenshot of a Google search for 'stuxnet'. The search bar contains the text 'stuxnet' and a magnifying glass icon. Below the search bar, the 'News' tab is selected. The search results show 'About 1,560 results (0.20 seconds)'. The first result is a news article from BBC News, dated 11 hours ago, with the headline 'South Korea to develop Stuxnet-like cyberweapons'. The article text states: 'The country's defence ministry wants to develop weapons similar to Stuxnet, the software designed to attack Iranian nuclear enrichment plants.' Below the text is another headline: 'South Korea plans Stuxnet-style cyber weapons to sabotage North's'. To the left of the first headline is a small image showing soldiers in camouflage gear.

# A new perspective on SCADA

## Supervisory Control and Data Acquisition



# A new perspective on SCADA

Tens of Millions of Files

Hundreds of Millions of LoC

Anything cloud

**IT DISASTERS**  
.com



# A new perspective on SCADA

Tens of Millions of Files

Hundreds of Millions of LoC

Anything cloud

Far smaller codebase



Hundreds of Devices

IT DISASTERS  
COM


**We would like to directly protect the physical process, regardless of the integrity of the IT perimeter.**




# A PLC's life




# A PLC's life




# A PLC's life




# A PLC's life




# A PLC's life



# A PLC's life



# A PLC's life



# A PLC's life




Turn left!




1°




# A PLC's life



# A PLC's life




# A PLC's life



# A PLC's life

**Control  
Logic**

```
L DW2      ;; Degrees  
< ID255  
ST Q 3.2
```



# A PLC's life

**Control  
Logic**

```
L DW2      ;; Degrees  
< ID255  
ST Q 3.2
```



**Control Signal**



# A PLC's life

**Control  
Logic**

```
L DW2    ;; Degrees  
< ID255  
ST Q 3.2
```



**Control Signal**




**Sensor**

**Measurements**




# A PLC's life




## Applications

- Chemical processing
- Railroad safety
- Manufacturing
- Traffic Control
- PID Control







# A PLC's life



# A PLC's life



# A PLC's life



- **Goal:** Only allow code to be run on a PLC if it satisfies a set of engineer-supplied safety properties.
- **Challenges:**
  - ▶ Existing tools not up to the task.
  - ▶ Control systems are *stateful*, requiring temporal properties.
  - ▶ State space explosion with existing analysis techniques.

# Consider some PLC code

```
A I 0.5 ;; And input bit 5
= Q 0.1 ;; Store at output bit 1
. . .
```

# Consider some PLC code

```
A I 0.5 ;; And input bit 5
= Q 0.1 ;; Store at output bit 1
. . .
```

- **Side effects**

# Consider some PLC code

```
A I 0.5 ;; And input bit 5
= Q 0.1 ;; Store at output bit 1
. . .
```

- **Side effects**
- **PLC special features**

# Consider some PLC code

```
A I 0.5 ;; And input bit 5
= Q 0.1 ;; Store at output bit 1
. . .
```

- **Side effects**
- **PLC special features**
- **Architecture dependent**



# Consider some PLC code

```
A I 0.5 ;; And input bit 5
= Q 0.1 ;; Store at output bit 1
. . .
```

- Side effects
- PLC special features
- Architecture dependent

## Instruction List Intermediate Language

```
// A I 0.5
STA := load(mem, [I::0::0::0::5]);
cjmp FC == 0 : reg1_t,L1,L2;
label L1;
RLO := STA;
label L2;
RLO := RLO && STA;
FC :=1 : reg1_t;

// = Q 0.1
STA := RLO;
mem := store(mem, [Q::0::0::0::1], RLO);
FC := 0 : reg1_t;
```

## Based on the Vine IL

$$prog ::= inst^* \boxed{fun^*}$$

$$\boxed{fun ::= ident(var)\{inst^*\}}$$

$$inst ::= c\text{jmp } e, e, e \mid \text{jmp } e \mid \text{label } ident \mid ident := e$$

$$\boxed{\text{call } ident(var=e) \mid \text{ret}} \mid \text{assert } e$$

$$e ::= \underline{\text{load}(ident, addr) \mid \text{store}(ident, addr, int)} \mid e \text{ binop } e$$

$$\mid unop \ e \mid var \mid val \mid (e)$$

$$binop ::= +, -, *, /, \text{mod}, \&, \&\&, <<, \dots \text{ (And signed versions.)}$$

$$unop ::= - \text{ (Negate)}, \sim \text{ (Bitwise)}, ! \text{ (Boolean)}$$

$$var ::= ident \text{ (: } \tau)$$

$$val ::= mem \ \boxed{addr} \mid int \text{ (: } \tau)$$

$$\underline{mem ::= \{addr \mapsto int, addr \mapsto int, \dots\}}$$

$$\boxed{addr ::= [int :: int :: \dots]}$$

$$\tau ::= \text{reg1\_t} \dots \text{reg64\_t} \mid \underline{\text{mem\_t}(int)} \ \boxed{\text{addr\_t}}$$

```
// A I 0.5
STA := load(mem, [I::0::0::0::5]);
cjmp FC == 0 : reg1_t,L1,L2;
label L1;
RLO := STA;
label L2;
RLO := RLO && STA;
FC := 1 : reg1_t;


// = Q 0.1
STA := RLO;
mem := store(mem, [Q::0::0::0::1], RLO);
FC := 0 : reg1_t;
```

```
(assert ((and (not (and X_3 X_2))
              (not X_5)))) :
[X_5] -> (X_2)
[X_7] -> (and (and X_1 true)
              (not X_3))
[X_0] -> (X_2)
```

```
// A I 0.5
STA := load(mem, [I::0::0::0::5]);
cjmp FC == 0 : reg1_t,L1,L2;
label L1;
RLO := STA;
label L2;
RLO := RLO && STA;
FC := 1 : reg1_t;

// = Q 0.1
STA := RLO;
mem := store(mem, [Q::0::0::0::1], RLO);
FC := 0 : reg1_t;
```

## Symbolic Sensor Values



```
(assert ((and (not (and X_3 X_2))
              (not X_5)))) :
[X_5] -> (X_2)
[X_7] -> (and (and X_1 true)
              (not X_3))
[X_0] -> (X_2)
```

```
// A I 0.5
STA := load(mem, [I::0::0::0::5]);
cjmp FC == 0 : reg1_t,L1,L2;
label L1;
RLO := STA;
label L2;
RLO := RLO && STA;
FC := 1 : reg1_t;

// = Q 0.1
STA := RLO;
mem := store(mem, [Q::0::0::0::1], RLO);
FC := 0 : reg1_t;
```

```
(assert ((and (not (and X_3 X_2))
              (not X_5)))) :
```

```
[X_5] -> (X_2)
```

```
[X_7] -> (and (and X_1 true)
              (not X_3))
```

```
[X_0] -> (X_2)
```

**Symbolic Control Signal**

# Checking Temporal Properties

```
(assert ((and (not (and X_3 X_2))
              (not X_5)))) :
[X_5] -> (X_2)
[X_7] -> (and (and X_1 true)
              (not X_3))
[X_0] -> (X_2)
```

```
G (!a)
a: (and X_0 X_5)
```

# Checking Temporal Properties

```
(assert ((and (not (and X_3 X_2))
              (not X_5)))) :
[X_5] -> (X_2)
[X_7] -> (and (and X_1 true)
              (not X_3))
[X_0] -> (X_2)
```

## Linear Temporal Logic

```
G (!a)
a: (and X_0 X_5)
```

$\varphi ::= true \mid b \mid \neg\varphi \mid \varphi \vee \varphi \mid \varphi \mathbf{U} \varphi \mid \mathbf{X} \varphi,$

# Checking Temporal Properties

```
(assert ((and (not (and X_3 X_2))
              (not X_5)))) :
[X_5] -> (X_2)
[X_7] -> (and (and X_1 true)
              (not X_3))
[X_0] -> (X_2)
```

```
G (!a)
a: (and X_0 X_5)
```



# Checking Temporal Properties

- **Input Variables**
- **State Variables**

```
(assert ((and (not (and X_3 X_2))
              (not X_5)))) :
[X_5] -> (X_2)
[X_7] -> (and (and X_1 true)
              (not X_3))
[X_0] -> (X_2)
```

```
G (!a)
a: (and X_0 X_5)
```

???

???

```
(assert ((and (not (and X_3 X_2))
              (not X_5)))) :
[X_5] -> (X_2)
. . .
```

```
(assert ((and (not (and X_3 X_2))
              (X_5)))) :
[X_5] -> (X_2)
. . .
```

# Checking Temporal Properties

- Input Variables
- State Variables

```
(assert ((and (not (and X_3 X_2))
              (not X_5)))) :
[X_5] -> (X_2)
[X_7] -> (and (and X_1 true)
              (not X_3))
[X_0] -> (X_2)
```

```
G (!a)
a: (and X_0 X_5)
```

```
(assert ((and (not (and X_3 X_2))
              (not X_5)))) :
[X_5] -> (X_2)
...
```




???

???


**Reachability determined  
by SMT solver**

```
(assert ((and (not (and X_3 X_2))
              (X_5)))) :
[X_5] -> (X_2)
...
```


# Temporal Execution Graph (TEG)




## TEG Depth bounded at 14




# Performance




# Performance




# Performance








# Performance



# Performance



# Related Work

	<i>Approach</i>	<i>Boolean Logic</i>	<i>Enum</i>	<i>Numeric</i>	<i>Cond. Branching</i>	<i>Function Blocks</i>	<i>MCR</i>	<i>Nested Logic</i>	<i>Timers</i>	<i>Counters</i>	<i>Pointers</i>	<i>Data Blocks</i>	<i>Edge Detection</i>
Park et al. [22]	SAT	✓											
Groote et al. [14]	SAT	✓						✓					
Homer [15]	Thm	✓	✓	✓	✓								
Biha [21]	Thm	✓	✓	✓	✓			✓					
SABOT [18]	Mod	✓						✓					
Canet et al. [6]	Mod	✓	✓		✓								
TSV	-	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

## No efficient reduction

	<i>Approach</i>	<i>Boolean Logic</i>	<i>Enum</i>	<i>Numeric</i>	<i>Cond. Branching</i>	<i>Function Blocks</i>	<i>MCR</i>	<i>Nested Logic</i>	<i>Timers</i>	<i>Counters</i>	<i>Pointers</i>	<i>Data Blocks</i>	<i>Edge Detection</i>
Park et al. [22]	SAT	✓											
Groote et al. [14]	SAT	✓						✓					
Homer [15]	Thm	✓	✓	✓	✓								
Biha [21]	Thm	✓	✓	✓	✓			✓					
SABOT [18]	Mod	✓						✓					
Canet et al. [6]	Mod	✓	✓		✓								
TSV	-	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

## Hard to formalize IL instructions with side-effects

	<i>Approach</i>	<i>Boolean Logic</i>	<i>Enum</i>	<i>Numeric</i>	<i>Cond. Branching</i>	<i>Function Blocks</i>	<i>MCR</i>	<i>Nested Logic</i>	<i>Timers</i>	<i>Counters</i>	<i>Pointers</i>	<i>Data Blocks</i>	<i>Edge Detection</i>
Park et al. [22]	SAT	✓											
Groote et al. [14]	SAT	✓						✓					
Homer [15]	Thm	✓	✓	✓	✓								
Biha [21]	Thm	✓	✓	✓	✓			✓					
SABOT [18]	Mod	✓						✓					
Canet et al. [6]	Mod	✓	✓		✓								
TSV	-	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

## No symbolic state lumping

	<i>Approach</i>	<i>Boolean Logic</i>	<i>Enum</i>	<i>Numeric</i>	<i>Cond. Branching</i>	<i>Function Blocks</i>	<i>MCR</i>	<i>Nested Logic</i>	<i>Timers</i>	<i>Counters</i>	<i>Pointers</i>	<i>Data Blocks</i>	<i>Edge Detection</i>
Park et al. [22]	SAT	✓											
Groote et al. [14]	SAT	✓						✓					
Homer [15]	Thm	✓	✓	✓	✓								
Biha [21]	Thm	✓	✓	✓	✓			✓					
SABOT [18]	Mod	✓						✓					
Canet et al. [6]	Mod	✓	✓		✓								
TSV	-	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

# Thanks!

Steve: `smclaugh@cse.psu.edu`

Saman: `s.zonouz@miami.edu`

???

