

PASSION

CounterSEVeillance

Performance-Counter Attacks on AMD SEV-SNP

Stefan Gast¹ Hannes Weissteiner¹ Robin Leander Schröder^{2,3} Daniel Gruss¹

¹Graz University of Technology, Austria ²Fraunhofer SIT, Darmstadt, Germany ³Fraunhofer Austria, Vienna, Austria

NDSS 2025

isec.tugraz.at

isec.tugraz.at 🔳

"Classical" TEEs vs. Confidential VMs



isec.tugraz.at 🔳

"Classical" TEEs vs. Confidential VMs



Constant-time programming to protect against side-channels

2 Stefan Gast

"Classical" TEEs vs. Confidential VMs



Constant-time programming to protect against side-channels

2 Stefan Gast

"Classical" TEEs vs. Confidential VMs





Constant-time programming to protect against side-channels

2 Stefan Gast



Counters for specific hardware events

isec.tugraz.at 🔳

- Counters for specific hardware events
- Initial observation: HPCs also increment when executing an SEV VM!

isec.tugraz.at

- Counters for specific hardware events
- Initial observation: HPCs also increment when executing an SEV VM!
- Examples:

- Counters for specific hardware events
- Initial observation: HPCs also increment when executing an SEV VM!
- Examples:

Retired Instructions

- Counters for specific hardware events
- Initial observation: HPCs also increment when executing an SEV VM!
- Examples:
 - Retired Instructions
 - Retired Branches

- Counters for specific hardware events
- Initial observation: HPCs also increment when executing an SEV VM!
- Examples:
 - Retired Instructions
 - Retired Branches
 - Retired Taken Branches

- Counters for specific hardware events
- Initial observation: HPCs also increment when executing an SEV VM!
- Examples:
 - Retired Instructions
 - Retired Branches
 - Retired Taken Branches
 - Div Cycles Busy

- Counters for specific hardware events
- Initial observation: HPCs also increment when executing an SEV VM!
- Examples:
 - Retired Instructions
 - Retired Branches
 - Retired Taken Branches
 - Div Cycles Busy
 - ...



- Counters for specific hardware events
- Initial observation: HPCs also increment when executing an SEV VM!
- Examples:
 - Retired Instructions
 - Retired Branches
 - Retired Taken Branches
 - Div Cycles Busy
 - ...



Can we get this information for every single instruction?

Interrupt-based Single Stepping



https://stefangast.eu

4 Stefan Gast

Page-Fault Tracking to Start and Stop Recordings



isec.tugraz.at

Recovering Control Flow

rip ??? no branch ??? Single Step: retired branches = 0 branches taken = 0 ??? ??? ???

isec.tugraz.at 📕

Recovering Control Flow

rip 777 no branch Single Step: rip ??? retired branches = 0 ??? branches taken = 0 ??? 777 rip conditional branch. ??? not taken Single Step: rip ??? retired branches = 1 ??? branches taken = 0 ??? ???

isec.tugraz.at 🔳

Recovering Control Flow



isec.tugraz.at 🔳

Breaking Mbed TLS Square + Multiply

```
for(;;) {
  if (ei == 0 & state == 1) {
    MBEDTLS_MPI_CHK(mpi_select(&WW, W, w_table_used_size, x_index));
    mpi_montmul(&W[x_index], &WW, N, mm, &T);
    continue;
  }
  state = 2;
  MBEDTLS_MPI_CHK(mpi_select(&WW, W, w_table_used_size, x_index));
  mpi_montmul(&W[x_index], &WW, N, mm, &T);
  MBEDTLS_MPI_CHK(mpi_select(&WW, W, w_table_used_size, ei));
  mpi_montmul(&W[x_index], &WW, N, mm, &T);
  state --:
3
```

isec.tugraz.at 🔳

Breaking Mbed TLS Square + Multiply



ei=0

isec.tugraz.at 🔳

Breaking Mbed TLS Square + Multiply



Breaking Mbed TLS Square + Multiply: Results

Secret recovered: Full RSA-4096 private key Average attack runtime: \approx 7 min Bit error rate: 0 % Success rate: 100 % (n = 10)

9 Stefan Gast

Recovering TOTPs (memcmp-style)

```
COTPRESULT totp_compare(OTPData* data, const char* key,
    int64_t offset, uint64_t for_time)
ſ
  char time_str[data->digits+1];
  memset(time_str, 0, data->digits+1);
  if (totp_at(data, for_time, offset, time_str) == 0)
    return OTP_ERROR;
  for (size_t i=0; i<data->digits; i++) {
    if (key[i] != time_str[i])
      return OTP_ERROR;
  3
  return OTP_OK;
3
```

Recovering TOTPs (memcmp-style)

```
COTPRESULT totp_compare(OTPData* data, const char* key,
    int64_t offset, uint64_t for_time)
ſ
  char time_str[data->digits+1];
  memset(time_str, 0, data->digits+1);
  if (totp_at(data, for_time, offset, time_str) == 0)
    return OTP ERROR:
  for (size_t i=0; i<data->digits; i++) {
    if (kev[i] != time_str[i])
      return OTP_ERROR;
  3
  return OTP_OK;
3
```

Guess TOTP digit-by-digit, with at most 60 attempts, instead of 1 000 000

isec.tugraz.at 🔳

Recovering TOTPs (memcmp-style)



isec.tugraz.at 🔳

Recovering TOTPs (memcmp-style)



Recovering TOTPs (memcmp-style): Results

Secret recovered: 6-digit TOTP token Average attack runtime: 18.14 sByte error rate: 0%Success rate: 100%(n = 50)

12 Stefan Gast

isec.tugraz.at

Stealing TOTP secret keys (base32 decoder)

```
static const char OTP_DEFAULT_BASE32_CHARS[32] = { 'A', 'B', 'C',... };
COTPRESULT otp_byte_secret(OTPData* data, char* out_str)
ſ
  for (size_t i = 0; i < num_blocks; i++) {</pre>
    unsigned int block_values[8] = { 0 };
    for (int j = 0; j < 8; j++) {</pre>
      char c = data->base32_secret[i * 8 + j];
      for (int k = 0: k < 32: k++) {
        if (c == OTP_DEFAULT_BASE32_CHARS[k]) {
          block_values[i] = k;
          break:
        }
```

isec.tugraz.at 🔳

Stealing TOTP secret keys (base32 decoder)



Base32 character is E

Stealing TOTP secret keys (base32 decoder): Results

```
Secret recovered:16 base32 character TOTP secret keyAverage attack runtime:< 1 s</th>Byte error rate:0 %Success rate:86 %
```

(*n* = 86)

https://stefangast.eu

isec.tugraz.at



```
for(size_t i=0; i<75; ++i)
tmp[i] = i + rand_u32[i] % (17669U - i);</pre>
```

```
for(size_t i=0; i<75; ++i)
tmp[i] = i + rand_u32[i] % (17669U - i);</pre>
```

• Modulo operator \rightarrow div instruction with **operand-dependent execution time**

```
for(size_t i=0; i<75; ++i)
  tmp[i] = i + rand_u32[i] % (17669U - i);</pre>
```

- Modulo operator \rightarrow div instruction with **operand-dependent execution time**
- On Zen 3 and 4: 1 extra cycle per every 9 bit of division result

```
for(size_t i=0; i<75; ++i)
  tmp[i] = i + rand_u32[i] % (17669U - i);</pre>
```

- Modulo operator \rightarrow div instruction with **operand-dependent execution time**
- On Zen 3 and 4: 1 extra cycle per every 9 bit of division result
- rand_u32[i] < 512 * (17669-i) → 7 cycles; otherwise 8 cycles

```
for(size_t i=0; i<75; ++i)
  tmp[i] = i + rand_u32[i] % (17669U - i);</pre>
```

- Modulo operator \rightarrow div instruction with **operand-dependent execution time**
- On Zen 3 and 4: 1 extra cycle per every 9 bit of division result
- rand_u32[i] < 512 * (17669-i) → 7 cycles; otherwise 8 cycles</p>
- Observable via Div Cycles Busy performance counter

```
for(size_t i=0; i<75; ++i)
  tmp[i] = i + rand_u32[i] % (17669U - i);</pre>
```

- Modulo operator → div instruction with operand-dependent execution time
- On Zen 3 and 4: 1 extra cycle per every 9 bit of division result
- rand_u32[i] < 512 * (17669-i) → 7 cycles; otherwise 8 cycles
- Observable via Div Cycles Busy performance counter
- Sufficient to build plaintext-checking oracle

Acknowledgments

This research was made possible by generous funding from:



Supported in part by the European Research Council (ERC project FSSec 101076409), the Austrian Science Fund (FWF SFB project SPyCoDe 10.55776/F85), and by the National Research Center for Applied Cybersecurity ATHENE as part of the PORTUNUS project in the research area Crypto. Any opinions, findings, and conclusions or recommendations expressed in this paper are those of the authors and do not necessarily reflect the views of the funding parties.





S C I E N C E PASSION T E C H N O L O G Y

CounterSEVeillance

Performance-Counter Attacks on AMD SEV-SNP

Stefan Gast Hannes Weissteiner Robin Leander Schröder Daniel Gruss

https://stefangast.eu

Stefan.gast@tugraz.at

motbobbytables@infosec.exchange

NDSS 2025

isec.tugraz.at