## CCTAG: Configurable and Combinable Tagged Architecture

Zhanpeng Liu, Yi Rong, Chenyang Li, Wende Tan, Yuan Li, Xinhui Han, Songtao Yang, Chao Zhang

lydorazoe@gmail.com, <u>hanxinhui@pku.edu</u>.cn



## Memory Safety Vulnerabilities Are Prevalent

#### And they tend to be critically severe



Origin: https://www.cvedetails.com/vulnerabilities-by-types.php

#### CVE Distribution from CVEdetails (From 2015 – 02/2025)



Origin: https://www.chromium.org/Home/chromium-security/memory-safety/

Image Credit: Yuan Li

Chrome's critical severity security bugs' distribution (#912, From 2015)

#### **Defensive Mechanisms**

Can never find all vulnerabilities (Rice's Theorem)

- Might not be able to fix vulnerabilities in time
- Need defensive mechanisms to mitigate Unknown Vulnerabilities



## Attack Model from SoK: Eternal War in Memory [1]



(Partial) Attack model demonstrating four exploiting types

[1] L. Szekeres, M. Payer, T. Wei, and D. Song, "**SoK: Eternal war in memory**," in Proceedings of the 2013 IEEE Symposium on Security and Privacy, ser. SP ' 13.

#### Challenges

Simply stacking defenses will accumulate performance penalties, especially for pure-software solutions.

Trends: Hardware-Software Co-design



Research works: HDFI [2], CHERI [3], PUMP [4, 5], etc.

Achieve both **configurability** and **combinability** with rigid hardware constraints Maintain a **low-complexity** and more **practical** design

[2] C. Song, H. Moon, M. Alam, I. Yun, B. Lee, T. Kim, W. Lee, and Y. Paek, "HDFI: Hardware-assisted data-flow isolation," in 2016 IEEE Symposium on Security and Privacy (SP), 2016.

[3] R. N. Watson, J. Woodruff, P. G. Neumann, S. W. Moore, J. Anderson, D. Chisnall, N. Dave, B. Davis, K. Gudka, B. Laurie, S. J. Murdoch, R. Norton, M. Roe, S. Son, and M. Vadera, "CHERI: A hybrid 15 capability-system architecture for scalable software compartmentalization," in 2015 IEEE Symposium on Security and Privacy, 2015.

[4] U. Dhawan, C. Hritcu, R. Rubin, N. Vasilakis, S. Chiricescu, J. M. Smith, T. F. Knight, B. C. Pierce, and A. DeHon, "Architectural support for softwaredefined metadata processing," in Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems, ser. ASPLOS '15.

[5] U. Dhawan, N. Vasilakis, R. Rubin, S. Chiricescu, J. M. Smith, T. F. Knight, B. C. Pierce, and A. DeHon, "Pump: A programmable unit for metadata processing," in Proceedings of the Third Workshop on Hardware and Architectural Support for Security and Privacy, ser. HASP '14.

#### Our Proposal: CCTAG

Tagged Architecture

Add security metadata to registers and memory granula



#### Configurable: Towards Versatility

#### TABLE III: Supported tag checking & updating rules.

Constant	Description	
MT_CHECK_NONE	On load/store, do not check	Fine-arained Permissions
MT_CHECK_EQUAL	On load/store, check if the memory tag matches with tag in pointer	5
MT_CHECK_UNCOND	On load/store, check if the memory tag is 1( or 0), subject to MT_CHECK_VAL	Memory Coloring
MT_CHECK_COND	On load/store, if the tag in pointer is 1, check if the memory tag is 1 (or 0), subject to L_MT_CHECK_VAL	Data Integrity
L_PROP	On load, propagate the memory tag to the register tag	
S_NONE	On store, do not change the memory tag	Information Flow Tracking
S_SET	On store, set the memory tag to 1	Taint Analysis
S_UNSET	On store, set the memory tag to 0	
S_PROP	On store, propagate the register tag to the memory tag	

#### Configurable: Towards Versatility

Adaptable to different granularities



#### Figure 1: Memory tag partition.

### Combinable: Avoid Conflicts

Policy-Centric Mask Design

Instead of per tag bit configuration

Tag Policy: **policy mask**, **granularity**, and **rules** for tag checking and updating

Different pages can enforce different policies



Figure 3: Distinct policies coexist without interference.

## Combinable: Avoid Conflicts



The checking and updating values of different policies can be **masked** and then **ORed** together

#### Prototype Implementation



TABLE IV: Hardware resource cost of the baseline and CCTAG when synthesized on an FPGA.

	RISC-V Rocket Cores				I	Whole Systems						
	#LUT	%	#FF	%	<b>#BRAM</b>	#LU	JT	%	#FF	%	#BRAM	Worst Neg Slack (ns)
<b>baseline</b> CCTAG	34,039 36,342	+6.77%	14,939 16,137	+8.02%	20 30	57,2 59,6	98 16	+4.05%	48,448 49,701	+2.59%	115 125	0.50 0.53

The required hardware resources are minimal (~8%) compared to CHERI (> 50%) and PUMP (> 100%)

#### Ported Defense Applications



Ported three other defense applications

Function Pointer & VTable Pointer Integrity

ARM MTE-like Heap Memory Coloring

Dangling Pointer Sweeping

Verified with real world CVEs

#### Performance Evaluation



Fig. 4: Relative runtime overhead of CCTAG on SPEC CINT2006

Overhead of integrated protection (6.68%) < the sum of the individuals (13.98%) Drops to ~4.8% with 8KB cache, lower than PUMP (~8.8%) and CHERI (~30.5%) 7.93% on SPEC CINT2017

#### Conclusion

A Configurable and Combinable Tagged Architecture Support various memory safety policies and allow them to co-exist without conflicts Evaluated with FPGA prototype and four ported defense applications

Lightweight and of low complexity, comparable to ARM MTE yet much more versatile and powerful

Slightly weaker capabilities compared to PUMP and CHERI, but Easier and more cost-effective to implement in hardware Fully compatible with existing software More efficient at runtime

# Thanks for listening!